

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/804,224	03/13/2001	Roy Greeff	M4065.0437/P437	9151
24998	7590	08/17/2004	EXAMINER	
DICKSTEIN SHAPIRO MORIN & OSHINSKY LLP			AUVE, GLENN ALLEN	
2101 L STREET NW			ART UNIT	
WASHINGTON, DC 20037-1526			PAPER NUMBER	
			2111	

DATE MAILED: 08/17/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 09/804,224	Applicant(s) GREEFF ET AL.	
	Examiner Glenn A. Auve	Art Unit 2111	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☐ Responsive to communication(s) filed on ____.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-4,7-28,30-50,52,53,57-75 and 77 is/are pending in the application.
4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-4,7-28,30-50,52,53,57-75 and 77 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Claim Rejections - 35 USC § 112

1. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

2. Claims 1-4, 7-30, 57-75, and 77 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. Applicant has added to the claim limitations relating to the receiver/driver pairs, the device, and other elements being disposed on the same integrated circuit. However there does not appear to be any basis in the specification for such limitations and applicant has not pointed to any basis in the specification in the remarks filed with the claim amendments. The specification appears to indicate that the various elements are not disposed on the same IC, at least in the discussion of figures 2-4 there seems to be description of the various elements of the system being different circuits interfaced together. There does not appear to be any disclosure related to all these claimed elements being located on the same integrated circuit.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the

Art Unit: 2111

applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

4. Claims 31-37,40,43-45,48,49,52, and 53 are rejected under 35 U.S.C. 102(e) as being anticipated by Leddige et al., U.S. Pat. No. 6,587,912 B2 (previously applied).

As per claim 31, Leddige shows at least one memory device, each one of the at least one memory device being disposed on an integrated circuit and comprising a memory (501); and a data transfer interface connected to a first data bus (500) and to the at least one memory device by a second data bus (521), the interface comprising a first receiver/driver pair coupled to a first segment of a first bus the receiver/driver pair configured to receive data on the first segment using the receiver and place data on the segment using the driver; a second receiver/driver pair coupled to a second segment of the first bus the receiver/driver pair configured to receive data on the second segment using the receiver and place data on the segment using the driver; and an interface circuit connected to the first and second receiver/driver pairs and a second data bus wherein the interface circuit is configured to receive data from the first receiver and selectively place the data on the second data bus for the memory and receive data on the second data bus from the memory and selectively place the data on the first data bus, wherein the second bus is coupled to the memory (at least in figs.5 and 6 and the accompanying discussion in cols. 5-7, especially col.7, lines 38-50, wherein the repeater hub 520 contains the driver/receiver pairs and the selection circuit for passing data between the bus segments 500 and 522 in the second mode claimed by applicant or between one of the segments and the memory devices 501 or the bus 521 to which the memory devices are coupled which are the I/O device claimed by applicant). Leddige shows all of the elements recited in claim 31.

As for claim 32, the argument for claim 31 applies. Leddige also shows that the interface circuit selects data for transfer between the first and second data buses according to a selection signal on a command and address bus (col.7-9). Leddige shows all of the elements recited in claim 32.

As for claim 33, the argument for claim 31 applies. Leddige also shows that the interface circuit is configured to receive a selection signal and the interface selectively deactivates the second receiver/driver pair according to the selection signal (at least in col.7-9 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either direct data to the next bus segment or to a memory device in the module). Leddige shows all of the elements recited in claim 33.

As for claim 34, the argument for claim 33 applies. Leddige also shows that the interface deactivates the second pair when the selection signal instructs to interface circuit to transfer data between the first and second buses (at least in col.7-9 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either direct data to the next bus segment or to a memory device in the module via the second bus 521). Leddige shows all of the elements recited in claim 34.

As for claim 35, the argument for claim 33 applies. Leddige also shows that the interface circuit is connected in a point to point data connection with another device connected to the first data bus when the second pair is deactivated (at least in col.7-9 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either direct data to the next bus segment or to a memory device in the module in a point to point connection). Leddige shows all of the elements recited in claim 35.

As for claim 36, the argument for claim 33 applies. Leddige also shows that the selection signal is received on a command and address bus (col.7-9). Leddige shows all of the elements recited in claim 36.

As for claim 37, the argument for claim 31 applies. Leddige also shows that the first pair is coupled to the first segment by a first set of I/O pins and the second pair is connected to the second segment by a second set of I/O pins (fig.6,510 and 511). Leddige shows all of the elements recited in claim 37.

As for claim 40, the argument for claim 31 applies. Leddige also shows that the interface circuit further comprises at least one or a coder and a decoder that performs at least one of data encoding and data decoding conversion between the first and second buses (col.7-9 which describes how the data is transferred between the bus segments of the first bus and the second bus in such a way that the data is converted into a usable form by the side which is receiving the data). Leddige shows all of the elements recited in claim 40.

As for claim 43, the argument for claim 31 applies. Leddige also shows that the second bus is connected to at least one memory device (501). Leddige shows all of the elements recited in claim 43.

As for claim 44, the argument for claim 31 applies. Leddige also shows that the first data bus is connected to a memory controller (111). Leddige shows all of the elements recited in claim 44.

As for claim 45, the argument for claim 31 applies. Leddige also shows that the first bus is connected to a processor (101). Leddige shows all of the elements recited in claim 45.

As for claim 48, the argument for claim 31 applies. Leddige also shows that the first bus transmits digital signals (inherent in the operation of modern computer systems). Leddige shows all of the elements recited in claim 48.

As for claim 49, the argument for claim 31 applies. Leddige also shows that the first bus transmits digital signals (inherent in the operation of modern computer systems). Leddige shows all of the elements recited in claim 49.

As for claim 52, the argument for claim 31 applies. Leddige also shows that the first bus is substantially stubless (fig.5, wherein the memory system is a daisy-chained stubless system). Leddige shows all of the elements recited in claim 52.

As per claim 53, Leddige shows a first bus having first and second segments (500,522); a controller connected to place data on and receive data from the first bus (111); a processor coupled to the controller (101); and a data transfer interface disposed on an integrated circuit comprising a first receiver/driver pair coupled to a first segment of a first bus the receiver/driver pair configured to receive data on the first segment using the receiver and place data on the segment using the driver; a second receiver/driver pair coupled to a second segment of the first bus the receiver/driver pair configured to receive data on the second segment using the receiver and place data on the segment using the driver; a second data bus; a device coupled to the second data bus; and an interface circuit connected to the first and second receiver/driver pairs and a second data bus wherein the interface circuit is configured to receive data for the device on the first data bus and selectively place the data on the second data bus and receive data from the device on the second data bus and selectively place the data on the first data bus (at least in figs.5 and 6 and the accompanying discussion in cols. 5-7, especially col.7, lines 38-50, wherein the repeater hub 520 contains the driver/receiver pairs and the selection circuit for passing data between the bus segments 500 and 522 in the second mode claimed by applicant or between one of the segments and the memory devices 501 or the bus 521 to which the memory devices are coupled which are the I/O device claimed by applicant). Leddige shows all of the elements recited in claim 53.

Claim Rejections - 35 USC § 103

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

6. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

7. Claims 1-4, 7-15, 18, 21-23, 26, 27, 30, 57-65, 68, 73-75, and 77 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leddige et al., U.S. Pat. No. 6,587,912 B2 (previously applied) in view of what was well known in the art as exemplified by Puar et al., U.S. Pat. No. 5,703,806.

As per claim 1, Leddige et al. (Leddige) shows a first receiver/driver pair coupled to a first segment of a first bus the receiver/driver pair configured to receive data on the first segment using the receiver and place data on the segment using the driver; a second receiver/driver pair coupled to a second segment of the first bus the receiver/driver pair configured to receive data on the second segment using the receiver and place data on the segment using the driver; and a selector circuit connected to the first and second receiver/driver pairs to selectively operate the receiver/driver pairs according to a selection signal such that in a first mode the first

receiver/driver pair passes data between the first bus segment and an I/O device and bypasses the second bus segment and in a second mode the first and second receiver/driver pairs pass data between adjacent bus segments and bypass the I/O device (at least in figs.5 and 6 and the accompanying discussion in cols. 5-7, especially col.7, lines 38-50, wherein the repeater hub 520 contains the driver/receiver pairs and the selection circuit for passing data between the bus segments 500 and 522 in the second mode claimed by applicant or between one of the segments and the memory devices 501 or the bus 521 to which the memory devices are coupled which are the I/O device claimed by applicant). Leddige does not specifically show that the first and second receiver and driver pairs, said selector circuit, and said I/O device are disposed on the same integrated circuit. However, Official Notice is taken that it would be a matter of obvious engineering choice to integrate elements together on a single chip for the purpose of reducing the number of interface pins needed. The examiner further cites Puar which evidences this assertion at least in the abstract and col.2.

As for claim 2, the argument for claim 1 applies. Leddige also shows a selection signal operates the selection circuit and when the signal selects the selector circuit the first and second receiver/driver pairs operate in the first operating mode (at least in col.8-9 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either direct data to the next bus segment or to a memory device in the module).

As for claim 3, the argument for claim 1 applies. Leddige also shows a selection signal operates the selection circuit and when the signal does not select the selector circuit the first and second receiver/driver pairs operate in the second operating mode (at least in col.8-9 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either direct data to the next bus segment or to a memory device in the module).

As for claim 4, the argument for claim 1 applies. Leddige also shows a selection signal operates the selection circuit and when the signal selects the selector circuit the second receiver/driver pair is deactivated to permit point to point data communication using the first receiver/driver pair between the I/O device and another device connected to the first data bus (at least in col.8-9 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either direct data to the next bus segment or to a memory device in the module).

As for claim 7, the argument for claim 1 applies. Leddige also shows that the I/O device comprises a memory device (e.g.501).

As for claim 8, the argument for claim 1 applies. Leddige also shows that the I/O device comprises a second data bus (e.g. 521).

As per claim 9, Leddige shows a first receiver/driver pair coupled to a first segment of a first bus the receiver/driver pair configured to receive data on the first segment using the receiver and place data on the segment using the driver; a second receiver/driver pair coupled to a second segment of the first bus the receiver/driver pair configured to receive data on the second segment using the receiver and place data on the segment using the driver; a second data bus; a device coupled to said second data bus; and an interface circuit connected to the first and second receiver/driver pairs and a second data bus wherein the interface circuit is configured to receive data from the first receiver and selectively place the data on the second data bus and receive data on the second data bus and selectively place the data on the first data bus (at least in figs.5 and 6 and the accompanying discussion in cols. 5-7, especially col.7, lines 38-50, wherein the repeater hub 520 contains the driver/receiver pairs and the selection circuit for passing data between the bus segments 500 and 522 in the second mode claimed by applicant or between one of the segments and the memory devices 501 or the bus 521 to which

Art Unit: 2111

the memory devices are coupled which are the I/O device claimed by applicant). Leddige does not specifically show that the first and second receiver and driver pairs, said second data bus, and said device are disposed on the same integrated circuit. However, Official Notice is taken that it would be a matter of obvious engineering choice to integrate elements together on a single chip for the purpose of reducing the number of interface pins needed. The examiner further cites Puar which evidences this assertion at least in the abstract and col.2.

As for claim 10, the argument for claim 9 applies. Leddige also shows that the interface circuit selects data for receipt from the first and second data buses according to a selection signal on a command and address bus (col.7-9).

As for claim 11, the argument for claim 9 applies. Leddige also shows that the interface circuit is configured to receive a selection signal and the interface selectively deactivates the second receiver/driver pair according to the selection signal (at least in col.7-9 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either direct data to the next bus segment or to a memory device in the module).

As for claim 12, the argument for claim 11 applies. Leddige also shows that the interface deactivates the second pair when the selection signal instructs to interface circuit to transfer data between the first and second buses (at least in col.6 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either direct data to the next bus segment or to a memory device in the module via the second bus 502).

As for claim 13, the argument for claim 11 applies. Leddige also shows that the interface circuit is connected in a point to point data connection with another device connected to the first data bus when the second pair is deactivated (at least in col.6 which describes that the address/command signals are used by the repeater hub to control the circuit in order to either

Art Unit: 2111

direct data to the next bus segment or to a memory device in the module in a point to point connection).

As for claim 14, the argument for claim 11 applies. Leddige also shows that the selection signal is received on a command and address bus (col.7-9).

As for claim 15, the argument for claim 9 applies. Leddige also shows that the first pair is coupled to the first segment by a first set of I/O pins and the second pair is connected to the second segment by a second set of I/O pins (fig.6,510 and 511).

As for claim 18, the argument for claim 9 applies. Leddige also shows that the interface circuit further comprises at least one or a coder and a decoder that performs at least one of data encoding and data decoding conversion between the first and second buses (col.7-9 which describes how the data is transferred between the bus segments of the first bus and the second bus in such a way that the data is converted into a usable form by the side which is receiving the data).

As for claim 21, the argument for claim 9 applies. Leddige also shows that the second bus is connected to at least one memory device (521).

As for claim 22, the argument for claim 9 applies. Leddige also shows that the first data bus is connected to a memory controller (111).

As for claim 23, the argument for claim 9 applies. Leddige also shows that the first bus is connected to a processor (101).

As for claim 26, the argument for claim 9 applies. Leddige also shows that the first bus transmits digital signals (inherent in the operation of modern computer systems).

As for claim 27, the argument for claim 9 applies. Leddige also shows that the first bus transmits digital signals (inherent in the operation of modern computer systems).

As for claim 30, the argument for claim 9 applies. Leddige also shows that the first bus is substantially stubless (fig.5, wherein the memory system is a daisy-chained stubless system).

As per claim 57, Leddige shows receiving data at first and second receivers coupled to first and second segments of a first data bus; and driving data using first and second drivers coupled to the first and second segments according to a selection signal such that in a first mode a first receiver/driver pair passes signals between the first segment and an I/O device, and in a second mode the receiver/driver pairs pass signals between their bus segments and bypass the I/O device (at least in figs.5 and 6 and the accompanying discussion in cols. 5-7, especially col.7, lines 38-50, wherein the repeater hub 520 contains the driver/receiver pairs and the selection circuit for passing data between the bus segments 500 and 522 in the second mode claimed by applicant or between one of the segments and the memory devices 501 or the bus 521 to which the memory devices are coupled which are the I/O device claimed by applicant). Leddige does not specifically show that the first and second receiver and driver pairs and said I/O device are disposed on the same integrated circuit. However, Official Notice is taken that it would be a matter of obvious engineering choice to integrate elements together on a single chip for the purpose of reducing the number of interface pins needed. The examiner further cites Puar which evidences this assertion at least in the abstract and col.2.

As for claim 58, the argument for claim 57 applies. Leddige also shows that the I/O device comprises a memory device (501).

As for claim 59, the argument for claim 57 applies. Leddige also shows that the I/O device comprises a second data bus (521).

As per claim 60, Leddige shows connecting an interface circuit (520) having first and second receiver/driver pairs to first and second segments of a first data bus (500,522) that operates at a first data rate; connecting the interface circuit to at least one device on a second

Art Unit: 2111

data bus (521) that operates at a second data rate; receiving and transmitting data on the first bus using the receiver/driver pairs; receiving and transmitting data on the second bus; selectively placing data received from the first bus segment on the second bus segment; selectively placing data received from the second bus segment on the first bus segment; and selectively converting data received from one of the first or second data buses for use on the other bus (as noted above in cols. 7-9, wherein the data can be sent to and from the bus segments or converted for use by the memory devices 501). Leddige does not specifically show that the interface circuit, the second data bus, and said at least one device are disposed on the same integrated circuit. However, Official Notice is taken that it would be a matter of obvious engineering choice to integrate elements together on a single chip for the purpose of reducing the number of interface pins needed. The examiner further cites Puar which evidences this assertion at least in the abstract and col.2.

As for claim 61, the argument for claim 60 applies. Leddige also shows that the selective conversion is performed according to a selection signal (cols. 7-9, the commands and addresses provided on the command and address bus are used by the repeater hub to control the interface and select how the data should be routed).

As for claim 62, the argument for claim 61 applies. Leddige also shows that the conversion is performed when the interface circuit is selected for operation by the select signal (cols. 7-9, the commands and addresses provided on the command and address bus are used to control the interface and select how the data should be routed).

As for claim 63, the argument for claim 61 applies. Leddige also shows that the conversion is not performed when the interface circuit is not selected for operation by the select signal (cols. 7-9, the commands and addresses provided on the command and address bus are used to control the interface and select how the data should be routed).

As for claim 64, the argument for claim 61 applies. Leddige also shows that the second receiver/driver pair is deactivated when the interface circuit is selected for operation by the selection signal (cols. 7-9, the commands and addresses provided on the command and address bus are used by the repeater hub to control the interface and select how the data should be routed, and the data are not routed to the other bus segments when they are to be sent to the memory devices on the memory module).

As for claim 65, the argument for claim 61 applies. Leddige also shows that when the interface circuit is not selected for operation by the signal, data on the first segment is passed to the second segment and data on the second segment is passed to the first segment (cols. 7-9, the commands and addresses provided on the command and address bus are used by the repeater hub to control the interface and select how the data should be routed, and the data are routed between the bus segments when they are not to be sent to the memory devices on the memory module).

As for claim 68, the argument for claim 60 applies. Leddige also shows converting data between a first encoding on the first bus and a second encoding on the second bus (cols. 6-7).

As for claim 73, the argument for claim 60 applies. Leddige also shows that devices of a first technology communicate with the interface circuit using the first bus and devices of a second technology communicate with the interface using the second bus (figs.5-7).

As for claim 74, the argument for claim 73 applies. Leddige also shows that the devices of the first technology include at least one processor (101).

As for claim 75, the argument for claim 73 applies. Leddige also shows that the devices of the second technology include at least one memory device (501).

As for claim 77, the argument for claim 60 applies. Leddige also shows that the first bus is substantially stubless (fig.5, wherein the memory system is a daisy-chained stubless system).

8. Claims 28 and 50 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leddige in view of Official Notice.

As for claims 28 and 50, the arguments above for claims 9 and 31, respectively apply. Leddige does not specifically show the use of radio frequency (RF) signals to transmit data on the first bus. However, Official Notice is taken that the use of RF signals to transmit data is very well known in the art. It would have been obvious to one of ordinary skill in the art at the time of the invention to communicate data using RF signals as is well known in the system of Leddige in order to eliminate wire lines and allow for operation over a distance or to reduce wiring costs.

9. Claims 16,17,19,20,24,25,38,39,41,42,46,47,66,67 and 69-72 are rejected under 35 U.S.C. 103(a) as being unpatentable over Leddige in view of Halbert et al., U.S. Pat. No. 6,625,687 B1 (previously applied).

As for claims 16 and 17, the argument for claim 9 applies. Leddige does not specifically show that the interface circuit further comprises at least one multiplexer and a demultiplexer that perform a data rate conversion between the first and second buses. However, Halbert shows that the interface circuit further comprises at least one multiplexer and a demultiplexer that perform a data rate conversion between the first and second buses (fig.5, 540). It would have been obvious to one of ordinary skill in the art at the time of the invention to use an interface circuit including at least one multiplexer and a demultiplexer that perform a data rate conversion between the first and second buses as shown by Halbert in the repeater hub of Leddige in order to make the hub compatible with memory devices with differing data rates.

As for claim 19, the argument for claim 9 applies. Leddige does not show a voltage converter that performs voltage level conversion between the buses. Halbert also shows a

Art Unit: 2111

voltage converter that performs voltage level conversion between the buses (530). It would have been obvious to one of ordinary skill in the art at the time of the invention to use a voltage converter as shown by Halbert in the repeater hub of Leddige in order to perform voltage translation between devices operating at different voltages and make the repeater usable with a variety of memory types.

As for claim 20, the argument for claim 9 applies. Leddige does not show that the first bus includes a first number of data paths and the second bus includes a second number of paths and the first number is less than the second number. Halbert also shows that the first bus includes a first number of data paths and the second bus includes a second number of paths and the first number is less than the second number (col.7, line 42 – col.8, line 13). It would have been obvious to one of ordinary skill in the art at the time of the invention to use that the first bus includes a first number of data paths and the second bus includes a second number of paths and the first number is less than the second number as shown by Halbert in the repeater hub of Leddige in order to reduce the number of connections.

As for claim 24, the argument for claim 9 applies. Leddige does not specifically show that the buses operate at different rates. Halbert also shows that the first bus operates at a first rate faster than a second rate at which the second bus operates (cols. 6-8). It would have been obvious to one of ordinary skill in the art at the time of the invention to use an interface circuit that performs a data rate conversion between the first and second buses as shown by Halbert in the repeater hub of Leddige in order to make the hub compatible with memory devices with differing data rates.

As for claim 25, the argument for claim 9 applies. Leddige does not specifically show that the buses operate at different voltage levels. Halbert also shows that the first bus operates at a voltage level less than a second voltage level at which the second bus operates (cols. 6-7).

Art Unit: 2111

It would have been obvious to one of ordinary skill in the art at the time of the invention to use buses operating at different voltages as shown by Halbert in the repeater hub of Leddige in order to be able to use devices operating at different voltages and make the repeater usable with a variety of memory types.

As for claims 38 and 39, the argument for claim 31 applies. Leddige does not specifically show that the interface circuit further comprises at least one multiplexer and a demultiplexer that perform a data rate conversion between the first and second buses. However, Halbert shows that the interface circuit further comprises at least one multiplexer and a demultiplexer that perform a data rate conversion between the first and second buses (fig.5, 540). It would have been obvious to one of ordinary skill in the art at the time of the invention to use an interface circuit including at least one multiplexer and a demultiplexer that perform a data rate conversion between the first and second buses as shown by Halbert in the repeater hub of Leddige in order to make the hub compatible with memory devices with differing data rates.

As for claim 41, the argument for claim 31 applies. Leddige does not show a voltage converter that performs voltage level conversion between the buses. Halbert also shows a voltage converter that performs voltage level conversion between the buses (530). It would have been obvious to one of ordinary skill in the art at the time of the invention to use a voltage converter as shown by Halbert in the repeater hub of Leddige in order to perform voltage translation between devices operating at different voltages and make the repeater usable with a variety of memory types.

As for claim 42, the argument for claim 31 applies. Leddige does not show that the first bus includes a first number of data paths and the second bus includes a second number of paths and the first number is less than the second number. Halbert also shows that the first bus includes a first number of data paths and the second bus includes a second number of paths

Art Unit: 2111

and the first number is less than the second number (col.7, line 42 – col.8, line 13). It would have been obvious to one of ordinary skill in the art at the time of the invention to use that the first bus includes a first number of data paths and the second bus includes a second number of paths and the first number is less than the second number as shown by Halbert in the repeater hub of Leddige in order to reduce the number of connections.

As for claim 46, the argument for claim 31 applies. Leddige does not specifically show that the buses operate at different rates. Halbert also shows that the first bus operates at a first rate faster than a second rate at which the second bus operates (cols. 6-8). It would have been obvious to one of ordinary skill in the art at the time of the invention to use an interface circuit that performs a data rate conversion between the first and second buses as shown by Halbert in the repeater hub of Leddige in order to make the hub compatible with memory devices with differing data rates.

As for claim 47, the argument for claim 31 applies. Leddige does not specifically show that the buses operate at different voltage levels. Halbert also shows that the first bus operates at a voltage level less than a second voltage level at which the second bus operates (cols. 6-7). It would have been obvious to one of ordinary skill in the art at the time of the invention to use buses operating at different voltages as shown by Halbert in the repeater hub of Leddige in order to be able to use devices operating at different voltages and make the repeater usable with a variety of memory types.

As for claim 66, the argument for claim 60 applies. Leddige does not specifically show that the first data rate is faster than the second. Halbert also shows that the first data rate is faster than the second (cols. 6-7). It would have been obvious to one of ordinary skill in the art at the time of the invention to use an interface circuit that performs a data rate conversion

between the first and second buses as shown by Halbert in the repeater hub of Leddige in order to make the hub compatible with memory devices with differing data rates.

As for claim 67, the argument for claim 60 applies. Leddige does not specifically show converting data between the data rate of the first bus and the data rate of the second bus. Halbert also shows converting data between the data rate of the first bus and the data rate of the second bus (cols. 6-7). It would have been obvious to one of ordinary skill in the art at the time of the invention to use an interface circuit that performs a data rate conversion between the first and second buses as shown by Halbert in the repeater hub of Leddige in order to make the hub compatible with memory devices with differing data rates.

As for claim 69, the argument for claim 60 applies. Leddige does not specifically show converting data between a first voltage level on the first bus and a second voltage level on the second bus. Halbert also shows converting data between a first voltage level on the first bus and a second voltage level on the second bus (cols. 5-7, voltage translator 530). It would have been obvious to one of ordinary skill in the art at the time of the invention to use buses operating at different voltages as shown by Halbert in the repeater hub of Leddige in order to be able to use devices operating at different voltages and make the repeater usable with a variety of memory types.

As for claim 70, the argument for claim 69 applies. Halbert also shows that the first voltage is less than the second voltage (cols. 5-7, voltage translator 530).

As for claim 71, the argument for claim 60 applies. Leddige does not specifically show that the first data bus uses a first width different from the width of the second bus. Halbert also shows that the first data bus uses a first width different from the width of the second bus (cols. 5-7, mux/demux 540). It would have been obvious to one of ordinary skill in the art at the time of the invention to use that the first bus includes a first number of data paths and the second bus

Art Unit: 2111

includes a second number of paths and the first number is less than the second number as shown by Halbert in the repeater hub of Leddige in order to reduce the number of connections.

As for claim 72, the argument for claim 71 applies. Halbert also shows that the first width is less than the second width (cols. 5-7, mux/demux 540).

Response to Arguments

10. Applicant's arguments with respect to claims 1,9,31,53,57, and 60 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Glenn A. Auve whose telephone number is (703) 305-9638. The examiner can normally be reached on M-Th 8:00 AM-5:30 PM, every other Friday off.

Art Unit: 2111

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on (703) 305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Glenn A. Auve
Primary Examiner
Art Unit 2111

gaa
August 16, 2004